JPH0350253U - - Google Patents
Info
- Publication number
- JPH0350253U JPH0350253U JP10967989U JP10967989U JPH0350253U JP H0350253 U JPH0350253 U JP H0350253U JP 10967989 U JP10967989 U JP 10967989U JP 10967989 U JP10967989 U JP 10967989U JP H0350253 U JPH0350253 U JP H0350253U
- Authority
- JP
- Japan
- Prior art keywords
- memory
- trace
- data
- function
- tracing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000006870 function Effects 0.000 claims description 3
- 238000001514 detection method Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 1
Landscapes
- Debugging And Monitoring (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10967989U JPH0350253U (en]) | 1989-09-21 | 1989-09-21 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10967989U JPH0350253U (en]) | 1989-09-21 | 1989-09-21 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH0350253U true JPH0350253U (en]) | 1991-05-16 |
Family
ID=31658252
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP10967989U Pending JPH0350253U (en]) | 1989-09-21 | 1989-09-21 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0350253U (en]) |
-
1989
- 1989-09-21 JP JP10967989U patent/JPH0350253U/ja active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH0137773B2 (en]) | ||
JP3066753B2 (ja) | 記憶制御装置 | |
JPH0350253U (en]) | ||
JPH0412045U (en]) | ||
JPH0328598U (en]) | ||
JPS60147858A (ja) | 動作中のメモリ内容読出し方式 | |
JPS63143948U (en]) | ||
JPH0374050U (en]) | ||
JPS6284845U (en]) | ||
JPH04242455A (ja) | プロセッサ間通信トレース回路 | |
JPS6363854U (en]) | ||
JPH0218150U (en]) | ||
JPH0284955U (en]) | ||
JPS6384650U (en]) | ||
JPH0227464A (ja) | マルチプロセツサシステムにおける共有メモリ管理方式 | |
JPH04117538A (ja) | メモリ制御方式 | |
JPS6044140U (ja) | マイクロプロセッサ等のデバッグ装置 | |
JPH01135552U (en]) | ||
JPS63143947U (en]) | ||
JPH0238642U (en]) | ||
JPH0334146U (en]) | ||
JPS63168549U (en]) | ||
JPS6368054U (en]) | ||
JPS6389197U (en]) | ||
JPH0325951U (en]) |